Abstract-This paper presents the modeling of pulse-width modulation (PWM) that is based on Altera Cyclone II FPGA device by using Altera DSP Builder and Matlab Simulink software. The PWM signals are implemented for parallel three-phase AC-DC flyback converters. Each converter module consists of three switches and a freewheeling diode that prevents the current from circulating in the bridge circuit during the device's turn-off. Among various PWM techniques, the design uses sinusoidal PWM. The three-phase sinusoidal signals are compared with a triangular carrier signal to generate the gate signals of the AC/DC switches. Simulation results of the generated PWM signals and the total harmonic distortions are presented.
I. INTRODUCTION
Flyback converter is one of the simplest forms of DC converters. The principle operation is similar to buck-boost converter where the DC output could vary from zero up to multiples of the DC supply. The flyback circuit topology has attracted interest from many researches when utilizing AC as an input source [1] - [4] . However, the drawbacks of flyback converter are high ripple output voltage, poor regulation, and low-power DC conversion.
Converters connected in parallel are more advantageous than a single converter is in terms of reliability and efficiency [5] . By connecting two AC/DC converters or rectifiers in parallel, output voltage ripples and voltage regulation can be improved. Parallel converters provide better flexibility in modular system design and system reconfiguration [3] [6] .
Various pulse-width modulation techniques, different in concept and performance, are widely used to control the output of power converters. Sinusoidal PWM, hysteresis PWM, space vector modulation (SVM), and optimal PWM techniques based on performance criteria are some of the widely used strategies [2] [7]- [9] . Sinusoidal PWM, where a sinusoidal modulating signal is compared with a triangular carrier signal to generate gate signals of the converter switches, can be implemented easily by using analog techniques. However, the use of analog comparators does not produce a fixed relation between the carrier signal and the reference signal but will introduce sub-harmonics into the system [10] . Recent developments have made it possible to generate sinusoidal PWM digitally. In this paper, a modified sinusoidal PWM, capable of minimizing harmonics present on the AC side of the converter system, is implemented by using a field programmable gate array (FPGA) [2] .
II. DESIGN For the complete system shown in Fig. 3 , three PWM patterns will be generated for all three phases. Each rectifier contains three IGBT switches. These switches are controlled by the switching pattern produced by the PWM generator as shown in Fig. 4 . Altera Cyclone II FPGA is used as the platform for generating PWM signals. The triangular carrier is generated digitally by using an UP/DOWN counter. The counter is clocked by a clock generated by the internal phase-locked loop (PLL) of the FPGA. The relationship between the carrier frequency and the main clock frequency of the UP/DOWN counter is The Signal Compiler block as shown Fig.5 is added to the model for analyzing and synthesizing the design. A netlist, containing information of logic gates and their interconnections, will be created and will be used to realize the target circuit in the hardware. The fitting process in the compiler will map the design into the target before placing the parts and routing the paths between the components based on the specified timing requirements. Once the fitting process is completed, the design is ready to be programmed into the FPGA.
III. RESULTS
The output of the PWM generator produces three PWM patterns (see Fig. 6 ). Fig. 7 shows the PWM waveforms generated by Altera Cyclone II FPGA. The simulated PWM signals are applied into the parallel three-phase flyback converters. Fig. 8 shows the AC source voltage and current which are almost in phase. The harmonic spectra for each waveform are shown in Figures 9, and 10 , respectively. The THD of the input voltage and the input current are 2.81%, and 1.38%, respectively. 
IV. CONCLUSION
Modeling of parallel three-phase flyback converters as well as PWM generator, based on Altera Cyclone II FPGA configuration, has been developed in Matlab Simulink environment. Simulation results are provided and the experiment result of the generated PWM signals is presented. FPGA is shown to offer the flexibility to reconfigure the design of a PWM circuit without modification to hardware.
